



*Fig. 1***Prior Art***Fig. 3*

Fig. 2





Fig. 4

FIG. 5

Fig. 5







Fig. 6

600



*Fig. 7*700

FOUO "68022004"

Fig. 8




Fig. 9






Fig. 10

*Fig. 11**Fig. 12*

1300 ↗

	0	2	4	6	8	10	12	14	16	
A	0									

Fig. 13

1300 ↗

	0	2	4	6	8	10	12	14	16	
A	0									
B				0						

Fig. 14

1300 ↗

	0	2	4	6	8	10	12	14	16	
A	0									
B				0						
C							0			

Fig. 15

1300 ↗

	0	2	4	6	8	10	12	14	16	
A	0									
B				0						
C								0		
Trans								0		

Fig. 16

1300 ↗

	0	2	4	6	8	10	12	14	16	
A	0									
B				0					[0] 1	
C								[0] 2	0	
Trans								0		

Fig. 17

1300 ↗



	0	2	4	6	8	10	12	14	16	
(0) A	0									
(1) B				0				[0] 1		
(2) C								[0] 2	0	
(3) Trans								0		

Fig. 18

*Fig. 19*




Fig. 20




Fig. 21

102040" 680222.60

2200 ↗

	0	2	4	6	8	10	12	14	16	
A	0									
B					[0] 1					
Fx					0					

Fig. 22

2200 ↗

	0	2	4	6	8	10	12	14	16	
(0) A	0									
(1) B					[0] 1					
(2) Fx					0				[0] 2	
(3) C									[0] 3	0
(4) T									0	

Fig. 23




Fig. 24

MS1-630US

time 0 2 4 6 8 10 12 14 16




Fig. 25

time 0 2 4 6 8 10 12 14 16




Fig. 26

Fig. 25




Fig. 27




Fig. 28




Fig. 29




Fig. 30

	0	2	4	6	8	10	12	14	16	
A	0									

[illegible]

0 2 4 6 8 10 12 14 16

A 0

B

[illegible]

Diagram illustrating a 16-bit bus with three 8-bit devices (A, B, and C) connected to it. The bus is labeled with bit positions 0, 2, 4, 6, 8, 10, 12, 14, and 16. Device A is connected to the bus at bit 8, Device B at bit 4, and Device C at bit 12. The bus is divided into three segments of 8 bits each, with the 0th bit of each segment connected to one of the devices.

[illegible]

	0	2	4	6	8	10	12	14	16	
A	0									
B				0						
C							0			
T2							0			

Fig. 34

3100

	0	2	4	6	8	10	12	14	16	
A	0									
B				0					1	
C								2	0	
T2								0		

Fig. 35

3100

	0	2	4	6	8	10	12	14	16	
A	0									
B				0					1	
C								2	0	
T2								0		
T1				0						

Fig. 36

3100

	0	2	4	6	8	10	12	14	16
(0) A	0		3						
(1) B			4		0		1		
(2) C							2	0	
(3) T2							0		
(4) T1			0						

Fig. 37




Fig. 38





Fig. 38a

*Fig. 39*




Fig. 40





Fig. 41

*Fig. 42*

4300 →

		0	2	4	6	8	10	12	14	16
(0)	A	0				1				
(1)	B					2	0			
(2)	Trans					0				

Grid for Uncompressed Project Portion


Fig. 43

4400 →

		0	2	4	6	8	10	12	14	16
(0)	A	3				1				
(1)	B					2	4			
(2)	Trans					0				

Grid for Compressed Project Portion

Fig. 44

*Fig. 45*